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Abstract— This paper introduces a new breed of four-wire
(4W) multilevel shunt compensator to deal with either harmonic
or reactive power compensation. The converter configurations
are generalized for K-stages and the main benefits of proposed
topologies lie on i) multilevel waveforms generation, ii) single dc-
link unit and iii) modular characteristic. The configurations are
based on cascaded transformers along with three-phase-bridge
(TPB) converters. These converters are directly connected to the
transformer primary side. A suitable PWM strategy combined
with an appropriate transformer turns ratio guarantees the
desirable multilevel output waveforms. The modularity feature
provides simple maintenance and makes the proposed shunt
active power filters (SAPFs) an attractive solution in comparison
with conventional configurations. The configuration model and
overall control are addressed, as well. Simulation and experimen-
tal results are presented for theoretical validation.
I. INTRODUCTION
The intensive use of non-linear loads have been reported
as one of those responsible for decreasing the power quality
of electrical power systems [1]. In distribution power systems,
this issue becomes even more evident [2], [3]. Non-linear loads
and unbalanced loads affect directly the grid by means of the
harmonic currents injection and an increase of the reactive
power amount, leading to a grid system with low efficiency and
poor power factor [4]. Specially in three-phase four wire (4W)
systems, unbalanced loads will cause excessive currents at
neutral conductors which speeds up the equipment degradation
[3], [5]. In this way, some custom power companies/industries
(e.g., ABB, Siemens, Fuji, Westinghouse, etc) started the
development of the so-called active power filters (APFs) [1],
[3], [6] to compensate for the aforementioned issues. APFs
subdivide into three types: i) series APFs, ii) shunt APFs
(SAPFs) and universal APFs. In this paper, the second type
(i.e., SAPFs) is focused and applied for three-phase four-wire
(4W) systems, see Fig. 1(a). Notice that it is mainly composed
by a voltage source converter (VSC) isolated from the power
system by an isolation transformers arrangement.
The higher the power-level application (from medium-
voltage to high-voltage), such as distribution voltage levels,
the lower conventional two-level (2L) based VSC are used [7].
Hence, medium/high-voltage SAPF configurations experience
their VSC based on a multilevel converter due to its cost-
benefit in front of a 2L converter [8], [9]. In this way,
some multilevel SAPFs applied in 4W systems have been
studied and documented in technical literature [8], [10], [11].
However, some of them have drawbacks associated to the
high number of dc-link capacitors that leads to an increase in
control complexity, imbalance dc-link voltages problems and
reduced system reliability. For example, we can highlight VSC
based on neutral point-clamped (NPC) [7] or cascaded flying
capacitors [10]. In addition, the lifetime of dc-link capacitors
stands out as one of the most important issues in terms
of failure rate in field operation of power-electronics based
systems [12]–[14]. Then, failure probability and harmonic
pollution would decrease if a SAPF with single dc-link unit
is combined with multilevel features. An alternative way
to match these features was achieved in three-wire systems
by coupling cascading transformers with H-bridge converters
[15].
This paper presents a new breed of 4W multilevel shunt
compensators generalized for K-stages with a single dc-link
unit. Such configurations are based on cascaded transform-
ers coupled with three-phase-bridge (TPB) converters. These
converters are connected directly at the transformer primary
side. The proposed configurations differ from each other
according the addition of a fourth leg to each stage. A
suitable PWM strategy combined with transformer turn ratios
provides multilevel output waveforms. Modularity and simple
maintenance makes proposed SAPF an attractive solution
in comparison with conventional configurations. Model and
overall control are addressed. Simulation and experimental
results are presented as well.
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Fig. 1. Set of proposed shunt active power filter (SAPF) topologies. (a) Configuration 0. (b) Configuration 1. (c) Configuration K.
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II. PROPOSED SAPFS AND THEIR MODELS
The proposed configurations depend on the number of the
fourth-leg connected to the neutral point of the isolation
transformers (i.e., 1, 2, 3,..., K). The configurations are defined
according to the number of fourth-leg in each TPB (αn).
Then, it ranges from the lowest (i.e., configuration 0: without
any fourth-leg ⇒ αn = 0) to the generalized case with
K TPB with four legs (configuration K: with all stages
having a fourth-leg ⇒ αn = K). A set of the proposed
configurations is presented in Fig. 1. The first topology (named
as configuration 0), see Fig. 1(a), has the lowest number of
power switches. On the other hand, it has limitation with the
neutral current control (isn) because there is not a fourth-leg
at none TPB [4]. In addition, it suffers the same problems
as for conventional split-capacitor (e.g., expensive and large
value capacitors, extra auxiliary controller to regulate dc-
link balancing) [4], [16]. However, this characteristic can be
improved by adding an additional fourth-leg at each stage
resulting in other configurations, see Figs. 1(b) and 1(c). For
example, Configuration 1, has only one fourth-leg connected to
the neutral point of isolation transformer at the stage number
1. Configuration K, see Fig. 1(c), has an additional fourth-leg
at all TPBs. This last configuration is considered as the most
attractive and studied in details in this paper. Table I gives
an overall idea of the topologies that belong to the alternative
breed SAPF studied in this paper.
TABLE I
PROPOSED CONFIGURATIONS DESCRIPTION.
Topology Number of 4th-leg 4th-leg Stage-Connection
Configuration 0 0 None
Configuration 1 1 1/2/3/.../K
Configuration 2
2 {1,2}/{1,3}/.../{1,K}
2 {2,3}/{2,4}/.../{2,K}
2 {1,K-1}/{2,K-2}/.../{K-1,K}
...
...
...
Configuration K K 1,2,...,K
To improve the readability, the topologies can be considered
by means of their ideal equivalent circuits. For example, the
equivalent ideal circuit of configuration K can be observed
in Fig. 2. Since the topologies differ from each other by
the number of fourth-leg connections, only the model for
configuration K is described in details in this paper. The model
for the others configurations can be achieved by particular
equations from the configuration K model.
The TPB converter legs are represented by K switch-
pair per phase (i.e., q1j-q1j , ..., qKj-qKj) where subscript
j corresponds to each phase (e.g, j = a, b, c). A fourth-leg
switch-pair for each stage is represented by q10-q10, ..., qK0-
qK0. Note that switches q and q are complementary to each
other, such that q = 1 means a closed switch while q = 0 an
open one.
The converter pole voltages for each phase (vkj0) and for
the fourth-leg (vk0), can be expressed as
Fig. 2. Ideal equivalent circuit for proposed SAPFs (Configuration K).
vkj0 = (2qkj − 1)vC
2
(1)
vk0 = (2qk − 1)vC
2
; (2)
where k is related to each stage (i.e., k = 1, 2, 3, ...,K) and
vC is the dc-link voltage.
A per-phase circuit simplification for configuration K is
shown in Fig. 3. Such a configuration presents its voltages at
the primary side of the transformers for each phase as
vka = vka0 − vk0 (3)
vkb = vkb0 − vk0 (4)
vkc = vkc0 − vk0. (5)
The general converter model for proposed SAPF is quite
similar to that one presented in a previous work for three-
wire system [17] with the remark that the neutral connections
are the same in this work (i.e., load neutral = grid neutral =
transformer secondary neutral). Then, the following equation
for SAPF (configuration K) can be written as
vrj = lsh
disj
dt
+ rshisj − lg digj
dt
− rgigj + egj (6)
vrj = v
′
1j + v
′
2j + ...+ v
′
Kj (7)
where vrj are the resultant output converter voltages related
to the secondary voltages of the scaled transformers. v
′
1j =
N1(v1j0 − v10), ..., v′Kj = NK(vKj0 − vK0) in which N1,
..., NK are the transformer turns ratios associated with stage
converters 1, 2,..., K, respectively.
One of the goals in this work is to verify the quality of
the converter voltages generation capability. Hence, it will
be considered a perfect isolation from primary to secondary
side of the transformers (i.e., ideal transformers). In this way,
the output voltages (vrj) of the resultant converter can be
expressed as
vrj = v
′
rj − vr0 (8)
v
′
rj = N1v1j0 +N2v2j0 + ...+NKvKj0 (9)
vr0 = N1v10 +N2v20 + ...+NKvK0. (10)
From Fig. 3 it can be seen that the voltages vrj can have a
maximized number of levels if the voltages v
′
rj are generated
with a suitable PWM strategy combined with transformer turn
ratios (N1, ..., NK), as observed in Fig. 4. The voltage vr0
is responsible to compensate for the major part of neutral
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Fig. 3. Simplified circuit per-phase for SAPFs considered with Configuration K.
currents (ign, isn and iln), since they are controlled by means
of the added fourth-leg. Such a leg is added in each converter
independently of phases j = a, b, c. However, for configuration
0 this feature is lost and the neutral grid current is controlled
only via the voltages associated with each phase leg.
Fig. 4. Example of of generalized 1-D PWM region for voltages v
′∗
rλ in
which N1 = 1, N2 = 2,..., NK = 2(K−1). Subscript λ corresponds to
phases j = a, b, c and zero sequence voltages denoted by r0.
III. PWM STRATEGY
The pulse width modulation (PWM) technique used in this
work is based on level-shifted-carrier-based PWM (LSPWM)
associated with the one-dimension (1D) region control ap-
proach. 1D control approach has been used for other ap-
plications as observed in [18], [19]. The main feature of
this approach is that a simpler algorithm calculation can be
obtained if compared to others techniques such as space-vector
PWM (SVPWM) [4], [20].
The calculation takes into consideration references for the
resultant output voltages (v∗
′
rj). The PWM strategy is presented
in details for configuration K. However, it should be noted that
the PWM for the other configurations are particular cases of
the one used for configuration K.
The references v∗
′′
rj for the resultant converter are provided
by the output signals of a controller such that the references
v∗
′
rj are given by
v∗
′
rj = v
∗′′
rj + v
∗
r0 (11)
v∗
′
r0 = v
∗
r0 (12)
with v∗
′
rj = v
∗′
1j+v
∗′
2j+ ...+v
∗′
Kj . The reference v
∗
r0 is a degree
of freedom from the additional fourth-leg. v∗
′
r0 is the reference
for the resultant fourth-leg.
The reference voltage for v∗r0 is calculated as
v∗r0 = µ
∗
r0v
∗
r0max + (1− µ∗r0)v∗r0min (13)
where 0≤µ∗r0≤1 and
v∗r0min = −0.5v∗C(N1 + ...+NK)−min{v∗
′′
rj , 0} (14)
v∗r0max = 0.5v
∗
C(N1 + ...+NK)−max{v∗
′′
rj , 0}. (15)
Once voltages v∗
′′
rj (i.e., v
∗′′
ra , v
∗′′
rb and v
∗′′
rc ) are given from
the controller, the algorithm to calculate v∗
′
rj is summarized in
following steps:
1) Calculate the v∗r0min and v
∗
r0max values according to
(14) and (15), respectively;
2) Choose µ∗r0 and determine v
∗
r0 from (13);
3) Calculate v∗
′
rj and v
∗′
r0 from (12).
For transformer turns ratio fixed as N1 = 1, N2 = 2, ...,
NK = 2
(K−1), the reference voltages v∗
′
rλ are compared with
2K − 1 triangular waveforms, which are level-shifted carriers
(vt1 - vt2K−1) placed according to the levels that the resultant
converter can offer, see Fig. 4. It should be noted that for equal
transformer turns ratios (e.g., N1 = N2 = ... = NK = 1),
lower number of levels will be presented at v∗
′
rλ but with more
redundancy switching states. As a consequence the number of
triangular waveforms is reduced for K providing K+1 levels
at the output voltage.
The result of this comparison gives the switching states (q1j ,
..., qKj) that are imposed for each converter. The implementa-
tion for the resultant additional fourth-leg v∗r0 is done similarly.
A summarized PWM block diagram highlighting each step is
presented in Fig. 5.
IV. CONTROL STRATEGY
Fig. 6 presents the control block diagram of the system
considered for configuration K. Notice that the control block
diagram for the other configurations are particular cases of
the one presented in Fig. 6. The dc-link capacitor voltage
vC is controlled by means of the controller RC , whose
output gives the reference amplitude grid current I∗g of the
system. The instantaneous reference grid currents for each
phase (i.e., igj) are obtained by synchronizing their phase
with grid voltages egj , indicated by the block Sin. The
synchronization is done via a phase-locked-loop (PLL) based
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Fig. 5. Summarized and generalized PWM block diagram for configuration
K.
on a ficticious power as detailed in [21]. The controllers Rij
define the reference voltages v∗
′′
rj . From the reference voltages,
the PWM strategy defines the state of the power switches as
described in Fig. 5. The RC controlled is implemented as a
conventional PI (proportional-integral) controller whereas the
current controllers Rij are resonant controllers [22].
Fig. 6. Block diagram of overall control strategy of proposed SAPF
considered for configuration K.
V. SIMULATION RESULTS
Some simulation results were obtained by means of PSIM
v9.0. The dynamic operation of the system has been tested. In
this way, the system currents and the dc-link voltage regulation
were observed. Fig. 7 shows a set of results obtained for
configuration K operating with N1 = N2 = 1 under a load
transient applied at t=0.5 s. It can be seen that the SAPF
configuration has operated satisfactorily.
Output voltage waveforms were observed and quantified by
means of the Weighted Total Harmonic Distortion (WTHD).
Fig. 8 shows a set of simulation results trough PSIM v9.0
for conventional HB, and configuration K. Proposed one is
operating with 2 stages (i.e., K = 2) with transformer turns
ratios equal to to N1 = N2 = 1 [Fig. 8(b)] or with N1 = 1
and N2 = 2 [Fig. 8(c)]. Such outcomes show profile off the
resultant output voltages(i.e., vrj) with PWM implementation
described previously. In this case the SAPF compensates only
(a) (b)
(c)
1%
load transient
zoomed view
zoomed view
(d)
Fig. 7. Set of simulation results for configuration K operating with: 2 stages
(i.e., K = 2), equal transformer turns ratio (i.e., N1 = N2 = 1) and a load
transient at t = 0.5 s. (a) Grid voltages and currents. (b) System currents for
one phase. (c) Neutral currents. (d) Dc-link voltage with v∗c = 200 V.
for reactive power. It can be seen that the result presented
in Figs. 8(b) and (c) provides a better waveform quality than
the one obtained with conventional SAPF with transformers
coupled with H-Bridge cells with 1-stage [15], as observed
in Fig. 8(a). In this case, proposed configuration K will have
2K more power switches but with conditions to provide lower
switching losses due to the reduced WTHD at vrj that reflects
in the THD of igj .
VI. EXPERIMENTAL RESULTS
Some experimental tests were performed by considering a
downscaled experimental platform. Such a platform includes
power switches as IGBTs from Semikron (SKM50GB123D)
with drivers (SKHI23). The drivers are linked to the control
strategy via a digital signal processor (DSP) TMS320F28335.
The DSP sends the gating signals trough optical fiber cables.
The dc-link voltage and grid currents sensors are connected
to the analog-digital inputs by means of plug-in boards with
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Fig. 8. Simulation result. Resultant phase-voltages (vrj ). Proposed topologies
operate with 2 stages. (a) Conventional HB with 1 stage. (b) Proposed
configuration K in which N1 = N2 = 1. (c) Proposed Configuration K
in which N1 = 1 and N2 = 2.
BNC connectors with coaxial cables interface. An overview
of the experimental setup can be observed at Fig. 9.
Fig. 9. Photo of the experimental setup.
The PWM algorithm implementation has been tested ex-
perimentally. In this case the SAPF converters compensate for
reactive power. The results can be seen at Fig. 10 in which
the PWM signals and their average values are presented for a
set of proposed SAPF configurations operating with 2 stages
(i.e., K = 2 and N1 = N2 = 1) considered for configuration
K [see Figs. 10(a) and (b)]. It can be seen that results are in
accordance with the simulated results.
The control strategy presented previously was considered
in the experimental tests together with the PWM strategy in
order to evaluate the performance of the system. Such results
were obtained for the configuration K operating with 2 stages
and transformers turn ratios equal to N1 = N2 = 1. A set
of these results are shown in Fig. 11. It can be seen that
the grid currents (iga, igb, igc and ign) are well compensated
under an unbalanced and non-linear load, see Figs. 11(a)-(c).
In fact, the magnitude of neutral grid current (ign) is virtually
compensated to zero amps. The dc-link voltage regulation
was implemented as observed in Fig. 11(d). In this case
the amplitude rating of the grid voltage was considered as
Ermsg = 50 V. The resultant output voltage vra generated
for harmonic compensation can be observed in Fig. 11(e) in
which Figs. 11(f) shows its fundamental signal. The spectral
distribution of the load current and grid current at phase a can
be observed at Fig. 11(h). Then, the system control has been
responsible to the harmonic compensation and has presented
a reduction close to 62% at the THD.
The configuration K with 2 stages (i.e., K=2 and N1 =
N2 = 1) was tested under a load transient application. The
result can be observed at Fig. 12. The control strategy have a
satisfactorily performance as it can be seen by means of the
dc-link voltage regulation and the grid currents control.
VII. CONCLUSIONS
This paper has presented an alternative breed of shunt active
power filter applied in three-phase four wire systems. From
the particular cases considered in this version (i.e., cases with
1 and 2 stages), it can be observed that proposed SAPFs
(especially configuration K) presents the good performance
to compensate reactive power, unbalanced loads and harmonic
currents provided from non-linear loads. All of these com-
pensations are guaranteed with a reduced harmonic distortion
content from the resultant PWM converters. Compared to
the conventional configuration with HB [15], the proposed
configuration 0 has the same number of IGBTs but has
better WTHD values if different transformer turn ratios are
(a)
(b)
Fig. 10. Experimental results. (a) PWM signals. (b) Average signals. Set of
results for proposed SAPF configuration K with 2 stages (i.e., K = 2) and
equal transformer turns ratio (i.e., N1 = N2 = 1).
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(a) (b) (c)
(d) (e) (f)
(g) (h)
Fig. 11. Experimental results. Steady stage system currents considered for configuration K operating with 2 stages in which N1 = N2 = 1. (a) Grid
currents. (b) SAPF currents. (c) Load currents. (d) Dc-link voltage. (e) Resultant output voltage vra during the compensation. (f) Average signal of resultant
output voltage vra. (g) spectrum of iga. (h) spectrum of ila
Fig. 12. Experimental results. System performance under a load transient.
N1 = N2 = 1. (a) Config. 0 (v∗C = 115 V). (b) Config. 1 (v
∗
C = 100 V).
(c) Config. K (v∗C = 100 V).
considered. Configuration K presents a higher number of
IGBTs. However, it would have the same number of IGBTs
if compared to an arrangement of NPC based SAPF [7]. On
the other hand, it will have no problems with imbalance at
the dc-links [8]. Issues related to dc-link voltage control can
be observed for proposed configuration 0 for some points of
operations, but the configuration K is not affected by this type
of issue. It is worth noting that the number of levels generated
at v
′
rj for proposed configuration 0 are equal or higher when
compared to the conventional with HB one [15] considering
same number of power switches. Some comparison address-
ing harmonic distortion generated by the resultant converter
permits to conclude a better quality at the output voltage
waveforms leading in a reduced harmonic content distribution
to the grid current. Simulation and experimental results have
been present to validate the theoretical approaches and verify
the system feasibility.
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